**Face-To-Face Student/Supervisor Meeting Record**

|  |  |  |  |
| --- | --- | --- | --- |
| **Project Title:** | Design and Implementation of a Multi-core Processor using FPGA | **Photo:** |  |
| **Student Name:** | Matteo Bovino | **Student ID:** | 8671055 |
| **Supervisor:** | Dr Server Kasap | **Student UID:** |  |
| **Supervisor UID:** |  | **Department:** | AAEEE |
| **Course Code:** | Electrical and Electronic Engineering | **Module Code:** | 306AAE |
| **Date Today:** | 22/01/2021 | **Time:** | 02:00 PM |

|  |  |
| --- | --- |
| **Current Progress and Issues:** | |
| *In this meeting we discussed about the Interim Report and its assessment. The supervisor provided a clear breakthrough of the scoring and allowed me to review it with him once again. He also showed comparisons with other interim reports to indicated possible ways of improvement. With regards to the project, I was prompted to start producing concrete results with respect to processor design and implementation.* | |
| **Agreed Key Action Points:** | |
| *After having reviewed the report, we agreed to creating a Github repository in order to share the status of my work at any time. We also agreed that from now onwards, all the focus should be shifted towards implementing the project idea which was developed throughout the first semester. Overall, most of this final academic period will be dedicated to tackle challenges and issues associated with the project since it represents the culmination of the three years at university.* | |
| **Date and Time of next meeting:** | 02:00 PM 05/02/2021 |

*Signatures of those present:*

|  |  |
| --- | --- |
| **Supervisor:** |  |
| **Student: Matteo Bovino** |  |